

Experiments with the LARA Aspect-Oriented Approach

José G. F. Coutinho

Department of Computing,
Imperial College London,
180 Queen's Gate,
London SW7 2BZ,
United Kingdom
gabriel.figueiredo@imperial.ac.uk

Tiago Carvalho, Sérgio
Durand, João M. P. Cardoso

Universidade do Porto,
Faculdade de Engenharia (FEUP),
Dep. de Engenharia Informática
Rua Dr. Roberto Frias, s/n
4200-465 Porto, Portugal
tiago.diogo.carvalho@fe.up.pt,
sergiodurand@gmail.com, jmpc@acm.org

Ricardo Nobre,
Pedro C. Diniz

INESC-ID,
Rua Alves Redol 9
1000-029 Lisboa, Portugal
ricardo.nobre@gmail.com,
pedro@csda.inesc-id.pt

Wayne Luk

Department of Computing,
Imperial College London,
180 Queen's Gate,
London SW7 2BZ,
United Kingdom
w.luk@imperial.ac.uk

Abstract

This demonstration presents a novel design-flow and aspect-oriented language called LARA [1], which is currently used to guide the mapping of high-level C application codes to heterogeneous high-performance embedded systems. In particular, LARA is capable of capturing complex strategies and schemes involving: hardware/software partitioning, code specialization, source code transformations and code instrumentation. A key element of LARA, and a distinguishing feature from existing approaches, is its ability to support the specification of non-functional requirements and user knowledge in a non-invasive way in the exploration of suitable implementations. The design-flow incorporates several tools, such as a LARA frontend, a hardware/software partitioning tool, an aspect weaver, cost estimator, and a source-level transformation engine. All these components can be coordinated as part of an elaborate application mapping strategy using LARA.

In this demonstration, we illustrate how non-functional cross-cutting concerns such as runtime monitorization and performance are codified and described in LARA and how the weaving process affects selected applications. Furthermore, we also explain how third-party tools, such as *gprof*, can be incorporated into the design-flow and aspect description, for instance, to affect the hardware/software partitioning process. We demonstrate how LARA can be used to extract run-time information, such as range values of variables, and can control code transformations and compiler optimizations addressing customized implementations of the corresponding computations on FPGAs.

Categories and Subject Descriptors D.3.3 [Programming Languages]: Language Constructs and Features – Frameworks. D.3.3 [Programming Languages]: Processors – Compilers, Retargetable Compilers, Optimization,

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

AOSD'12, March 25–30, 2012, Potsdam, Germany.

Copyright 2012 ACM 978-1-4503-1092-5/12/03...\$10.00.

Code Generation. C.3 [Special-purpose and application-based systems]: Real-time and embedded systems, Micro-processor/microcomputer applications. B.7.1 [Integrated circuits]: Types and Design Styles – Algorithms implemented in hardware.

General Terms Design, Experimentation, Languages.


Keywords Aspect-Oriented Programming; Compilers; Reconfigurable Computing; FPGAs; Embedded Systems; Domain-Specific Languages

1. Description


Mapping applications written in high-level languages like C to heterogeneous multi-core embedded platforms is a daunting task. It requires not only sophisticated design-flows that can satisfy both functional and non-functional requirements, such as performance and safety, but also requires considerable expertise in operating and exploiting available tools and APIs (Application Programming Interfaces). Furthermore, the development process must consider a myriad of design choices. For instance, developers must partition the application code into a set of tasks and offload them to the most suited system components (a process commonly known as hardware/software partitioning).

Subsequently, there is a need to deal with multiple compilation tools (sub-chains) that target each specific system component. These problems are exacerbated when dealing with FPGA (Field-Programmable Gate Array) components, a technology that combines the performance of custom hardware with the flexibility of software. As a consequence, users must explore code and mapping transformations specific to each architecture so that the resulting designs meet the overall solution requirements. The development process therefore leads to poorly maintainable code, where the source is transformed beyond recognition as developers typically manually apply an extensive set of architecture-specific transformations and tool-specific directives. As a result, implementing designs for such architectures is slow and error prone, with limited application portability. When the underlying architecture changes developers invariably need to restart the design process.


This demonstration focuses on the REFLECT design-flow [2][3][4] which is steered by LARA specifications [1],



(a)



(b)



(c)

Figure 3. Design-flow flexibility powered by aspects: (a) reusable strategies; (b) retargetability; (c) design space exploration.




Figure 4. Snapshot showing the weaving process performed by the Harmonic tool.

The following LARA aspect (see Figure 5) extracts value ranges (minimum and maximum values) of selected variables, which can help generate resource-efficient FPGA designs using word-length optimization techniques.

Figure 6 shows the comparison between original and woven sources after executing the weaving process using the aspect presented in Figure 5. In particular, the tool highlights the differences between both sources.




Figure 5. Example of a LARA aspect extracting range values for specific variables.




Figure 6. Input C code and the woven output code.

The next example presented in Figure 7 and Figure 8 shows the use of LARA to insert code primitives to measure the execution time of a given section of code considering different target architectures. In this figure we consider a host computer (PC) and an embedded system using a Xilinx MicroBlaze processor [6]. This example highlights one of the benefits of LARA: the original code which conveys the functionality of the design can be platform independent, and aspects can be introduced to generate target dependent designs.




Figure 7. Code injected for measuring execution time considering a system based on a MicroBlaze processor.

We show in the next example how to use LARA to perform hardware/software partitioning and compiler optimizations. In particular, the LARA aspect (see Figure 9) instructs the design-flow to map all the application functions to the Virtex-5 (a Xilinx FPGA) [7] as long as its estimated cost is less than PPC (here identifying the IBM PowerPC 440 used in Virtex-5 [8]). In this case, the Virtex-5 partition source file must have its functions inlined, because function calls may not be supported by backend C-to-gates compilers.




Figure 8. Code injected for measuring execution time considering a host computer (PC).

aspectdef GridIterateCoSyOpt2

A: **select** function **end**

B: **apply** to A

```
$function.optimize("inline");
$function.map(id:"virtex5");
```

end

condition for B:

```
$function.estimated_virtex5 < $function.estimated_ppc
```

end

end

Figure 9. LARA aspect specifying a hardware/software partitioning strategy.




Figure 10. Snapshot showing code after hardware/software partitioning (left) and after function inlining (right).

4. Summary

This paper presented some of the many uses of LARA for injecting code and guiding with strategies, transformations, compiler and synthesis optimizations, and mapping of ap-

plications to hardware/software systems. These examples illustrate the current capabilities of the current implementation of the LARA-based toolchain, consisting of a source-to-source transformation tool, a compiler and optimizer, and multiple hardware synthesis tools.

5. Acknowledgments

This work was partially supported by the European Community's Framework Programme 7 (FP7) under contract No. 248976. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the European Community. The authors are grateful to all team members of the REFLECT project for their help and support. Tiago Carvalho and João Cardoso also acknowledge the support of FCT (Portuguese Science Foundation) through the project AMADEUS (POCTI, PTDC/EIA/70271/2006).

6. References

- [1] João M. P. Cardoso, Tiago Carvalho, José Gabriel de F. Coutinho, Wayne Luk, Ricardo Nobre, Pedro C. Diniz, Zlatko Petrov, "LARA: An Aspect-Oriented Programming Language for Embedded Systems," in *Proc. of the Intl. Conf. on Aspect-Oriented Software Development (AOSD'12)*, Hasso-Plattner-Institut Potsdam, Germany, March 25-30, 2012.
- [2] REFLECT, FP7 EU Project: <http://www.reflect-project.eu>.
- [3] João M. P. Cardoso, Pedro C. Diniz, Zlatko Petrov, Koen Bertels, Michael Hübner, Hans van Someren, Fernando Gonçalves, José Gabriel de F. Coutinho, George Constantinides, Bryan Olivier, Wayne Luk, Juergen Becker, Georgi Kuzmanov, Florian Thoma, Lars Braun, Matthias Kühnle, Razvan Nane, Vlad-Mihai Sima, Kamil Krátký, José Carlos Alves, and João Canas Ferreira, *REFLECT: Rendering FPGAs to Multi-Core Embedded Computing*, book chapter in *Reconfigurable Computing: From FPGAs to Hardware/Software Codesign*, J. M. P. Cardoso and M. Huebner (eds.), Springer, Aug., 2011, pp. 261-289.
- [4] João M. P. Cardoso, Razvan Nane, Pedro C. Diniz, Zlatko Petrov, Kamil Krátký, Koen Bertels, Michael Hübner, Fernando Gonçalves, José Gabriel de F. Coutinho, George Constantinides, Bryan Olivier, Wayne Luk, Juergen Becker, and Georgi Kuzmanov, "A New Approach to Control and Guide the Mapping of Computations to FPGAs," in *Proc. of the Intl. Conf. Engineering of Reconfigurable Systems and Algorithms (ERSA'11)*, Las Vegas, NV, USA, July 18-21, 2011, CSREA Press, pp. 231-240.
- [5] Wayne Luk, José Gabriel de Figueiredo Coutinho, Timothy John Todman, Yuet Ming Lam, William G. Osborne, Kong Woei Susanto, Qiang Liu, and W. S. Wong, "A High-Level Compilation Toolchain for Heterogeneous Systems," in *Proc. IEEE International SoC Conference (SoCC'09)*, Belfast, Northern Ireland, UK, Sept. 2009, pp. 9-18.
- [6] Xilinx Inc., *MicroBlaze Processor Reference Guide*, Embedded Development Kit, EDK 13.4, UG081 (v13.4), 2012.
- [7] Xilinx Inc., *Virtex-5 Family Overview*, Product Specification, DS100 (v5.0) February 6, 2009. <http://www.xilinx.com>
- [8] Xilinx Inc., *Embedded Processor Block in Virtex-5 FPGAs*, Reference Guide, UG200 (v1.8) February 24, 2010. <http://www.xilinx.com>